Cyclone® IV Device Handbook, Volume 1, Bab 5: Jaringan Jam dan PLL

Unduh

Cyclone® IV FPGAs Support Cyclone® IV FPGAs Support Cyclone® IV FPGAs Support

653862
2012-09-30
Public

Deskripsi

Menjelaskan jaringan clock hierarkis dan phase locked loop (PLL). Konfigurasikan ulang penghitung frekuensi clock PLL dan pergeseran fase secara real time dan sesuaikan pergeseran fase clock output secara dinamis.

Petunjuk penggunaan

Aset Terkait
Judul dan Deskripsi
Format
Bahasa
Tindakan
Describes the cyclical redundancy check (CRC) error detection feature in user mode and how to recover from soft errors.
Tampilan
This chapter provides features and details on how LEs work, how LABs contain groups of LEs, and how LABs interface with the other blocks in Cyclone® IV devices.
Tampilan
Describes and provides examples about the different modes to dynamically reconfigure different portions of the transceivers without powering down any part of the device.
Tampilan
Describes the memory interface pin support and the external memory interface. Cyclone® IV devices can easily interface with a broad range of external memory devices, including DDR2 SDRAM, DDR SDRAM, and QDR II SRAM.
Tampilan
Describes the configuration and remote system upgrades using volatile SRAM cells to store configuration data.
Tampilan
Cyclone® IV Device Handbook, Volume 3: Device Datasheet
Tampilan
Cyclone® IV Device Handbook, Volume 2: Transceivers
Tampilan
Describes information about external power supply requirements, hot socketing specifications, power-on reset (POR) requirements, and their implementation in Cyclone® IV devices.
Tampilan
Describes the boundary-scan test (BST) features that support IEEE Std. 1149.1 and IEEE Std. 1149.6. The IEEE Std. 1149.6 (AC JTAG) is only supported on the high-speed serial interface (HSSI) transceivers in Cyclone® IV GX devices.
Tampilan
Built on an optimized low-power process, the Cyclone® IV device family offers lowest power, high functionality with the lowest cost with 3.125 Gbps transceivers
Tampilan
Describes the electrical and switching characteristics including operating conditions, power consumption, transceiver specifications, transceiver core, and periphery performance.
Tampilan
Embedded memory structure consists of columns of M9K memory blocks configured to provide various memory functions, such as RAM, shift registers, ROM, and FIFO buffers.
Tampilan
A combination of on chip resources and external interfaces that help increase performance, reduce system cost, and lower the power consumption of digital signal processing (DSP) systems.
Tampilan
Describes the I/O and high speed I/O capabilities driven by the diversification of I/O standards in many low cost applications, and the significant increase in required I/O performance.
Tampilan
This chapter discusses Cyclone® IV GX transceivers and supported protocols.
Tampilan
Multiple reset signals control the transceiver channels independently. Individual reset signals for each channel instantiated and one power-down signal for each transceiver block.
Tampilan
Cyclone® IV Device Handbook, Volume 1: Device Core, I/O Interfaces, and System Integration
Tampilan